



PAGE 1/13 REVISION 1.4 ISSUE 24/06/2021 PART NUMBER SM-425-Ex-XM

Features

- 1 transmiter and 1 receiver functions
- 0.1-5Gbps per channel
- Suitable for ARINC 818 applications
- Also suitable for IEEE Std. 1000Base-SX, Fibre Channel, Infiniband and VSR requirements.
- Pluggable electrical socket interface
- LuxCisTM / ARINC 801 compatible pluggable optical interface
- Small package size (25 x 13 x 7 mm)
- Low power consumption
- Single 3.3V power supply
- Hot pluggable (plug and play)
- Qualified over the industrial temperature range -40 to +90°C
- Temperature compensation for performance optimization over severe environment range



Applications

- Digital video transmission
- Sensors interconnects
- Radar datacommunication
- Board-to-board communications
- Industrial data links
- Space application
- Severe environment interconnects


Product Description

S-Light SM-425-Ew-XM optoelectronic modules are full duplex transceivers optimized for short distance high data rate optical communication. They are protocol independent and can be applied to Gigabit Ethernet or any balanced network protocols. The S-Light family is optimized for severe environment applications and complies with AEEC / ARINC 804 transceiver specifications. SM-425-Ew-XM modules integrate state-of-the art 850-nm VCSEL and PIN photodiode chips and low power consumption CMOS electronics.

SM-425-Ew-XM has an optical quick-plug ARINC 801 interface and a plug-in 30 pins electrical interface. SM-425-Ew-XM devices can be tightly screwed to the application board.

Ordering Information

Several versions of pre-series S-Light ESSENTIAL transceivers are currently available.









Datasheet

PAGE 2/13 REVISION 1.4 ISSUE 24/06/2021 PART NUMBER SM-425-Ex-XM

Table of contents

Absolute Maximum Ratings	3
Module Specifications	3
Functional Block Diagram	5
Package mechanical drawings	9
Application board electrical pinout	9
Pin out description	10
Package mechanical drawings with ARINC 801 contact *	11
Mechanical fixture	11
Qualification summary	13
Library	13
Document history	13





PAGE 3/13	REVISION 1.4	ISSUE 24/06/2021	PART NUMBER SM-425-Ex-XM

Absolute Maximum Ratings

Stress beyond these values may cause permanent damage to the device.

Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Storage temperature	T_{st}	-55	+125	°C	-
Supply voltage	V_{CC}	-0.3	+4.0	V	-
Signal pins voltage range	V_{pin}	-0.3	V _{CC} +0.3	V	-
Data input voltage (single ended)	$ V_{xP}-V_{xN} $		1.2	V	-
ESD resistance voltage	ESD	-	2	kV	1

Notes:

Module Specifications

Table 2 -**General Specifications**

Parameter		Symbol	Min	Тур.	Max	Unit	Notes
Supply voltage (V _{CCT} &V _{CCR})		V _{CCT&R}	3.0	3.3	3.6	V	1
Supply current		I_{CC}	-	130	-	mA	-
Power consumption	Dual channel	P_{tot}	-	430	-	mW	2
Fower consumption	Per channel	P_{ch}	-	215	-	mW	2
Data rate per channel		В	0.1	-	5	Gbps	-
Operating temperature		T_op	-40	-	+90	°C	-
Optical fiber compatibility				Multimode			3

Notes:

- V_{CCT}=V_{CCR}=3.3V are recommended for high performances.
- 2. Power consumption per or for all the channels operating at full speed overall the temperature range for Vccx=3.3V
- Compatible with multimode fibers (50/125µm & 62,5/125µm)

Transmit Channel High Speed Electrical Specification VCCx=3.3V, VEE=GND=0V, Temp= [-40:+90°C] Table 3 -

Parameter	Symbol	Min	Тур.	Max	Unit	Notes
Differential input voltage	V_{INpp}	500	-	1600	mV	1
Input common mode range	V_{xCM}	0.8	1.2	1.7	V	1
Input impedance	Z_{in}	90	100	110	Ω	-
Input capacitance (each input)	C_in	-	0.5	-	pF	-

Notes:

Table 4 - Receiver Channel Hi	gn Speed Electrica		VCCX=3.3V, VE	E=GND=UV, Tem	p= [-40:+90°C]	
Parameter	Symbol	Min	Тур.	Max	Unit	Notes
Differential output voltage	$ V_{xP}-V_{xN} $	-	400	-	mV	1
Output Rise/Fall Time	t_{outR}, t_{outF}	-	50	-	ps	2
Total Jitter	T_J	-	0.15	0.3	UI	3

Notes:

- Output voltage swing and currents are programmable.
- Measured at 3.25Gbps and with 20%-80% levels.
- Measured at 3.25Gbps.

Human Body Model (HBM) according to JESD22-A114-B.

DC-coupled only







PART NUMBER SM-425-Ex-XM PAGE 4/13 **REVISION 1.4** ISSUE 24/06/2021

Table 5 -**Digital Electrical Specification** VCCx=3.3V, VEE=GND=0V, Temp= [-40:+90°C]

Datasheet

Parameter		Symbol	Min	Тур.	Max	Unit	Notes
Digital input voltage	High	V_{high}	2	-	V _{CC}	V	1
(CMOS)	Low	V_{low}	V_{EE}	-	0.8	V	1
Digital output voltage	High	V_{high}	2.4	-	V_{CC}	V	1
(CMOS)	Low	V_{low}	V_{EE}	-	0.4	V	1
Digital input voltage	High	V_{high}	2	-	V_{CC}	V	-
(Serial, I ² C)	Low	V_{low}	V_{EE}	-	V_{EE} +0.8	V	-
Serial Interface input ca	apacitance	Cı	-	-	10	pF	-
Serial Interface Rise Ti	me	t _r	-	-	1	μs	-

Notes:

Transmit Channel Optical Specification Table 6 -

VCCx=3.3V, VEE=GND=0V, Temp= [-40:+90°C]

Parameter	Symbol	Min	Тур.	Max	Unit	Notes
Center wavelength	λ_{c}	830	850	860	nm	-
Spectral width - rms	Δλ	-	-	0.65	nm	-
Relative Intensity Noise	RIN	-	-	-128	dB/Hz	
Optical output power	P _{out}	-4	-	+1	dBm	1,2
Optical output power variation over the specified temperature range	ΔP_{out}	-	1	-	dB	-
Optical modulation amplitude	OMA	470		-	μW	-
Optical extinction ratio	E _R	6	9	-	dB	3
Deterministic Jitter	D_J	-	5	20	ps	3
Total Jitter	$T_\mathtt{J}$	-	30	80	ps	3
Rise/Fall time	τ_{R}, τ_{F}	-	50	-	ps	4

Notes:

- Class 1 laser products according to IEC 60825-1/2 standard
- Output optical power can be adjusted by the user through a 2-Wire serial interface Measured at 3.25Gbps 2.
- 3.
- Measured at 20% / 80% levels at 3.25Gbps

Table 7 - Receiver Channel Optical Specification

VCC=3.3V, VEE=GND=0V, Temp= [-40:+90°(
	١,

Parameter		Symbol	Min	Тур.	Max	Unit	Notes
Center wavelength		λς	830	850	860	nm	-
	1.25Gbps	P_{inMin}	-	-19	-17	dBm	1
Receiver Sensitivity	2.5Gbps	P_{inMin}	-	-18.5	-16.5	dBm	1
(average power)	4.25Gbps	P_{inMin}	-	-18	-16	dBm	1
	5Gbps	P_{inMin}	-	-17	-15	dBm	1
Unstressed receiver s	sensitivity (OMA)	P_{inOMA}	-	25	40	μW	2
LOS Optical threshold	b	LOS_{TH}	-	-22.5	-	dBm	-
LOS Optical hysteresi	is	LOS _{HYS}	-	2.5	-	dB	-
Optical return loss		RL	12	-	-	dB	-

Notes:

- For a 10⁻¹² BER with a PRBS 2⁷-1
- Data rate: 4.25Gbps

Compatible with JESD8-B CMOS digital level specifications.







PAGE 5/13	REVISION 1.4	ISSUE 24/06/2021	PART NUMBER SM-425-Ex-XM

Functional Block Diagram




Fig.1 - Functional Block Diagram (from bottom side)





PAGE 6/13	REVISION 1.4	ISSUE 24/06/2021	PART NUMBER SM-425-Ex-XM

Memory organisation

I ² C Memory Location	Function Description								
(Hex)	Values by default can be changed without notice								
SRAM									
				RX Controls (I	Default = x111	110x)			
	7	6	5	4	3	2	1		0
	Res	LOS_EN	LOS_POL	RX_POL	SQ_EN	RX_EN_STAT			Res
01h	Bit 6: LOS_EN. Controls the LOS & LLOS circuitry. When RX_EN is set to 0, the LOS detector is also disabled. 0 = disabled/1 = enabled Bit 5: LOS_POL. Controls the output polarity of the LOS pin. 0 = inverse / 1 = normal Bit 4: RX_POL. Controls the polarity of the receiver signal path. 0 = inverse / 1 = normal Bit 3: SQ_EN. When SQ_EN = 1, the LOS controls the output circuitry. 0 = disabled / 1 = enabled Bit 2: RX_EN_STATUS.(Read only) Indicates the state of Rx enable. (0 = Rx disabled / 1 = Rx enabled). If pin RxEn is connected to GND or Rx_En=0, then Rx output circuitry is disable and Rx_EN_STATUS=0								
	Ry En Re	egister (012h, bi	it2) — 0		$Pin = GND^*$ us = 0 - Rx dis	ahle	Rx En Pin = Rx_En_Status		
		, ,	,		us = 0 - Rx dis us = 0 - Rx dis		Rx_En_Status		
	* With RX_EN_	egister (012h, bi	-	RX_EII_Statt	JS = U - RX UIS	able	(normal o	operation	1)
	Bit 1: RXDE_EN	-		mnhasis on the	receiver output	t 0 – disabled /	1 – enabled		
	DIC 1. TOOL_LI	v. Eliables of di	Sabies the dec		tus (latched)	i. 0 – disabica /	1 - Chabica		
02h	7	6	5	4	3	2	1		0
	Res	Res	Res	Res	Res	Res	Res		LLOS
	Bit 0: LLOS. Lat	ch Loss Of Sigr	nal. The first 0-	to-1 transition g	ets latched unti	I the bit is clear	ed (write 0 or us	se reset)	١.
			RX Output C	ML Level Setti	ng Register (D	efault = 0101 0	0011)		
03h	7	6	5	4	3	2	1		0
	SET_CML[7]	SET_CML[6]	SET_CML[5]	SET_CML[4]	SET_CML[3]	SET_CML[2]	SET_CML[1]	SE	T_CML[0]
	The SET_CML I				o 255, correspo	onding to an out	tput up to 1000r	mVP-P.	
				TX Controls	(Default = xxx	(x 0001)			
	7	6	5	4	3	2	1		0
	Res	Res	Res	Res	TXDE_EN	Res	TX_POL	TX_E	N_STATUS
05h	Bit 3: TXDE_EN. Enables or disables the transmit output deemphasis circuitry. 0 = disabled / 1 = enabled Bit 1: TX_POL. Controls the polarity of the transmit signal path. 0 = normal / 1 = inverse Bit 0: TX_EN_STATUS. (Read only) Indicates the state of Tx output. (0 = disabled (VCSEL OFF) / 1 = enabled (VCSEL ON)) If pin TxEn is connected to GND or Tx_En=0, then Tx circuitry is disable and Tx_EN_STATUS=0							SEL ON))	
					$Pin = GND^*$		Tx En Pin =		
		gister (012h, bi			s = 0 - VCSEL	_	x_En_Status = Fx_En_Status =		
		gister (012h, bi	-	Tx_En_Status	s = 0 - VCSEL	OFF		mal ope	
	* With TX_EN_I	inv∟k⊺ registe	r = U						





PAGE 7/13 REVISION 1.4 ISSUE 24/06/2021 PART NUMBER SM-425-Ex-XM

	TX Fault Register (latched)									
	7	6	5	4	3	2	1	0		
	Res	Res	Res	Res	Res	Res	Res	TX_FAULT		
06h	TX_FAULT indicates a default on Tx circuitry like: - Really low voltage on VCCT pin (<2.5V) - Abnormal VCSEL Voltage - Too important/low bias current into the VCSEL - Too important bias current increase It may disable the output circuitry. In case of Tx_Fault please contact sales. The Tx Fault register can be cleared with CLEAR_FAULTS register.									
		TX Pulse-Width Control Register (Default = xxxx 0000)								
0Fh	7	6	5	4	3	2	1	0		
	Res	Res	Res	Res	SET_ PWCTRL[3] (MSB)	SET_ PWCTRL[2]	SET_ PWCTRL[1]	SET_ PWCTRL[0] (LSB)		
	Bits 3 to 0: SET	_PWCTRL[3:0]. 7	This is a 4-bit reg	jister used to	control the eye	e crossing by a	djusting the pul	se width.		
			TX Deemph	asis Contro	l Register (De	efault = xxxx 0	000)			
	7	6	5	4	3	2	1	0		
10h	Res	Res	Res	Res	SET_ TXDE[3] (MSB)	SET_ TXDE[2]	SET_ TXDE[1]	SET_ TXDE[0] (LSB)		
	When calculating	_TXDE[3:0]. This ng the total modul set as a percentage	ation current, the	amount of d				•		
		Command Register 1 (CMD1 - Default = xxxx0xx0)								
	7	6	5	4	3	2	1	0		
	Res	Res	Res	Res	WRITE FLASH	- RDC	Re	s MANUAL		
11h	Bit3: WRITE_FLASH. See Flash memory guidelines section for more details Bit0: MANUAL: Manual = 0: Normal operation mode – VCSEL temperature compensation activated. Manual = 1: For modification of parameters - VCSEL temperature compensation desactivated. See Flash memory guideline section for more details									
			parameters - V	CSEL tempe	erature compen	isation desactiv		sn memory guidelines		
					rature compenus Register 2 (sn memory guidelines		
							1	0		
	section for more 7 WRITE_	e details	Com	nmand Statu	us Register 2 ((CMD2)	1 CLEAR	0 _FAU Res		
12h	7 WRITE_ENABLE Bit7: Write Enab Bit6: RESTORE reboot). Bit5: LOS. Rx Lo	6 RESTORE Die. See Flash me E: Put WRITE_EN	Com 5 LOS emory guidelines NABLE to 1 and deflects the LOS	RESET section for m then RESTO	TX_EN ORE to 1. This	CMD2) 2 1 RX_E 2 will restore al	1 N CLEAR LTS	0 _FAU Res		
12h	7 WRITE_ENABLE Bit7: Write Enable Bit6: RESTORE reboot). Bit5: LOS. Rx Lo Bit4: RESET: Lo Bit3: Tx_EN: To Bit2: Rx_EN: To	e details 6 RESTORE ble. See Flash me E: Put WRITE_EN coss Of Signal – R coad all parameter co disable the Tx c co disable the Rx c	LOS emory guidelines NABLE to 1 and deflects the LOS is saved into the circuitry (0:disable circuitry (0:disable	RESET section for m then RESTO pin status. flash (same 6 e / 1:enable if	TX_EN TX_EN TO THE TEN THE TEN TO THE TEN THE TE	RX_E RX_E will restore al t). C or VCC) Cf iii	1 CLEAR LTS	FAU Res		
12h	7 WRITE_ENABLE Bit7: Write Enable Bit6: RESTORE reboot). Bit5: LOS. Rx Lo Bit4: RESET: Lo Bit3: Tx_EN: To Bit2: Rx_EN: To	6 RESTORE ble. See Flash me E: Put WRITE_EN coss Of Signal – R coad all parameters o disable the Tx c	LOS Emory guidelines NABLE to 1 and deflects the LOS is saved into the dircuitry (0:disable	RESET section for m then RESTO pin status. flash (same of the control of the cont	TX_EN TX	RX_E RX_E will restore al t). C or VCC) Cf (C or VCC) Cf (S)	1 CLEAR LTS	PAU Res ault parameters (after		
12h	7 WRITE_ENABLE Bit7: Write Enable Bit6: RESTORE reboot). Bit5: LOS. Rx Lo Bit4: RESET: Lo Bit3: Tx_EN: To Bit2: Rx_EN: To Bit1: CLEAR_F/	RESTORE DIE. See Flash me E: Put WRITE_EN DOSS Of Signal – R DO	LOS Emory guidelines NABLE to 1 and deflects the LOS is saved into the circuitry (0:disable circuitry (0:disable circuitry (if de	section for methen RESTO pin status. flash (same ele / 1:enable in fault is not presented as the second process of the second proces	TX_EN TX_EN TORE to 1. This effect as rebook f Tx1 En pin No if Rx1 En pin No resent anymore CMD3 - Defaul	RX_E RX_E will restore al t). C or VCC) Cf or VCC) Cf t = 00xx xxxx)	1 CLEAR LTS	PFAU Res ault parameters (after more information r more information.		
12h	7 WRITE_ENABLE Bit7: Write Enable Bit6: RESTORE reboot). Bit5: LOS. Rx Lo Bit4: RESET: Lo Bit3: Tx_EN: To Bit2: Rx_EN: To	e details 6 RESTORE ble. See Flash me E: Put WRITE_EN coss Of Signal – R coad all parameter co disable the Tx c co disable the Rx c	LOS Emory guidelines NABLE to 1 and deflects the LOS is saved into the dircuitry (0:disable	RESET section for m then RESTO pin status. flash (same of the control of the cont	TX_EN TX	RX_E RX_E will restore al t). C or VCC) Cf (C or VCC) Cf (S)	1 CLEAR LTS I RADIALL def register 05h for register 01h fo	FAU Res ault parameters (after more information r more information.		





PAGE 8/13	REVISION 1.4	ISSUE 24/06/2021	PART NUMBER SM-425-Ex-XM
TAGE 0/13	INE VIOION 1.4	10001 24/00/2021	TART NOMBER OM-425-EX-AM

				Temperature Di	gital Register				
	7	6	5	4	3	2	1	0	
14h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	The temperature register is a two's complement integer rounded to the nearest degree °C. These registers indicate approximate environment temperature.								
			Ir	mon Digital Reg	gister (2 Bytes)				
15h	7	6	5	4	3	2	1	0	
	Res	Res	Res	Res	Res	Res	Bit 9	Bit 8	
	7	6	5	4	3	2	1	0	
16h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
		tor voltage is a 1 ese registers and						nk between the	
			R	SSI Digital Reg	jister (2 Bytes)				
17h (MSB)	7	6	5	4	3	2	1	0	
	Res	Res	Res	Res	Res	Res	Bit 9	Bit 8	
	7	6	5	4	3	2	1	0	
18h (LSB)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
		ll register is a 10 e input optical pov				ne typical link b	etween the valu	ie read in these	
19h-1Ch				Part Numb	er Code				
1911-1011	These 4 bytes e	ncode the manuf	acturing part nur	nber for the devi	ce.				
1Dh-20h				Serial Num	ber Code				
1011-2011	These 4 bytes e	ncode the unique	manufacturing	serial number gi	ven to each mod	ule.			
			D-Liç	ghtsys Device I	D (Default = 0xE	1)			
21h		ral device ID for the ver up. This value				evice identificati	on and is writter	n to this register	
				Firmware	Version				
22h		splay the firmware						placed in a x.x.x	
		•		I ² C Address (De					
23h	Transceiver I ² C	address can be a	djusted with this	8 bits register					

Flash memory guidelines

Saving Controls/Driver Configurations to Flash Memory

To be able to write the configuration to flash, there is a sequential procedure:

- Set write enable : CMD2 bit7 = 1
- Update configuration of desired registers in the following list :
 - Register 01h 10h (Red registers in Memory organization section) Need CMD1 bit0 = 1
 - o I2C Address (23h)
 - TX_EN_INVERT / RX_EN_INVERT (13h)
- Set Write : CMD1 bit3 = 1
- Wait for CMD1 bit3 = 0

Please note that during a write, the current state of registers 01h-10h are saved to flash.





PAGE 9/13 R	REVISION 1.4	ISSUE 24/06/2021	PART NUMBER SM-425-Ex-XM
--------------------	--------------	-------------------------	--------------------------

Package mechanical drawings

These dimensions are given for information (in mm).




Fig.2 - Package mechanical drawing

Application board electrical pinout



Tx optical side Rx optical side

Fig.3 - Single channel transceiver pinout (viewed from top)







PAGE 10/13	REVISION 1.4	ISSUE 24/06/2021	PART NUMBER SM-425-Ex-XM

Pin out description

Signal	Pin number	Туре	Description
GND	1,4,7,9,12,15	Power	Negative supply rail: negative power supply tied to GND (0 Volt)
DI_P or DataIn+	2	High Speed Input	Positive Data input for Tx channel: LVDS/CML positive high speed input
DI_N or DataIn-	3	High Speed Input	Negative Data input for Tx channel: LVDS/CML negative high speed input
NC	5,6,10,11 20,21,25,26	-	Not connected Pins: Do not connect those pins.
Reserved	8	-	Reserved pin: Do not connect this pin. For manufacturing test purpose or future development options
DO_P or DataOut+	13	High Speed Output	Positive Data output for Rx channel: LVDS/CML positive high speed output
DO_N or DataOut-	14	High Speed Output	Negative Data input for Rx channel: LVDS/CML negative high speed output
Vcc Rx	16, 19	Power	Positive supply rail for the receiver stage: +3.3Volts positive power supply
Rx LOS	17	Digital output (Strong)	Rx Loss of Signal Output: The default polarity of LOS is high when the level of the input signal is below the threshold. Need RF modulation to be active
Rx En	18	Digital Input Pull-up	Receiver Enable: Enable/Disable the Rx output circuitry. When Low the electrical data output is turned OFF. Default is RxEnable High (normal operation, output activated).
SDA	22	Digital In/output (Open Drain)	2-Wire serial data interface: The serial data pin is for serial data transfer to and from the module. The pin is open drain and may be wired-OR with other open drain or open collector interfaces. Can be connected to GND if not used
SCL	23	Digital Input (Open Drain)	2-Wire Serial Clock input: The serial clock input is used to clock data (SDA pin) into the module controller memory on rising edges and clock data out on falling edges. Can be connected to GND if not used
Vcc	24	Power	Positive supply rail for the microcontroller stage: +3.3Volts positive power supply
Vcc Tx	27,30	Power	Positive supply rail for the transmitter stage: +3.3Volts positive power supply.
Tx Fault	28	Digital output (Strong)	Image of TX_FAULT status bit: The polarity of Int Tx1 is high when TX_FAULT bit = 1(Int Tx1 is high when an error occur, Tx1 is low during normal operation.)
Tx En	29	Digital Input Pull-up	Transmitter Enable : Enable/Disable the module lasers. When Low the laser is turned OFF. Default is TxEnable High (normal operation, laser turned ON).



PAGE 11/13	REVISION 1.4	ISSUE 24/06/2021	PART NUMBER SM-425-Ex-XM

Package mechanical drawings with ARINC 801 contact *




Fig.4 - View of the package mounted on PCB with connected LuxCis

Mechanical fixture

Two mounting options are proposed to hold down the module on the application board;

- screwing from top side by means of captive screw integrated within Essential package (Fig 5)
- screwing from rear side with customer selected fixture (Fig 6)

See AN-SLM15 for more details.




Fig.5 - Screwing from top side with captive screw (1)

(1) To be ordered as SM-425-E2-XM




Fig.6 - Mounting from rear side

 $^{^{\}ast}$ Use only $\textbf{Luxcis}^{\circledR}$ MM ML contact for loose structure optical cable (ARINC801 LM)



Datasheet
Essential package

PAGE 12/13	REVISION 1.4	ISSUE 24/06/2021	PART NUMBER SM-425-Ex-XM

Recommended PCB layout

The PCB layout is viewed from above.

These dimensions are given for information (in mm).

It is strongly recommended to route RF signals on internal layers to improve EMI susceptibility. Radiall suggest using vias between the 2 pins arrays of the electrical connector.




Fig.7 - Recommended PCB layout





Datasheet

Qualification summary

Test	Standard	Conditions
Qualified temperature range	ARINC804	Up to [-40;+90°C]
Low temperature endurance	ARINC804	Up to 1000h @-40°C
High temperature endurance	ARINC804	Up to 2000h @90°C
Rapid change of temperature	MIL-STD-883	Up to -55/+125°C, 500 cycles, 8°C/ min., dwell time: 10min.
Thermal shock	MIL-STD-883	Up to -40/+100°C x15 - 30 min dwell time
Vibration	MIL-STD-883	20g Y axis, 9g X&Z axis 1 hour/axis
Mechanical shock	MIL-STD-883	Up to 1500g peak, 0.5ms, 5x per orientation
Damp heat	ARINC804	Up to 500h @40°C HR 95%
Optical mating cycles	-	50 mating/unmating
Electrical mating cycles	-	30 mating/unmating

Library

All these documents are available on request.

AN-SLM15: Essential kit user guide

EVB_SM425E-V1: Essential evaluation board datasheet

Document history

Version	Date	Author	Signed-off	Notes
V0.0	10/15/2018	RS, FQ	LP	Draft document
V0.0	13/12/2019	AC	LP	Update of the power consumption and spectral width
V0.0	27/01/2020	VF	AC	Update of the figures 5/9, table 4/6/7, minor corrections
V1.0	10/01/2020	VF	LP	Official release
V1.1	28/02/2020	VF	LP	Minor corrections
V1.2	17/06/2020	AC	VF	PCB routing recommendations Memory table RSSI description RX LOS changed from Open Drain to Strong Add conformal coating option in PN Improvement of the sensitivity (Table 7)
V1.3	13/01/2021	AC, SP	VF	Registers description clarification Inversion of registers SN/PN No SFF 8472 compatible Upgrade maximum datarate Upgrade maximum operational temperature Remove option 1 & 4 from mounting options
V1.4	24/06/2021	AC	VF	Qualification summary RxInt strong drive Update initial values of RX_POL Change TxInt management Add backup/restore & reset (factory reset feature) Update TX_EN and RX_EN with pins and PSOC registers Add clear faults functionality Status: Pre-series